ELSEVIER

Journal of Systems Architecture 45 (1999) 1389–1392

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

# Author index to volume 45 (1999)

Agha, G.A. and W. Kim, Actors: A unifying model for parallel and distributed computing 1263–1277
Ahn, J.-H., S.-W. Lee, H.-J. Song and H.-J. Kim, A survey of architectural features of contemporary object storage systems 363–386
Aikens II, V.C., J.G. Delgado-Frias, G.G. Pechanek and S. Vassiliadis, A neuro-emulator with embedded capabilities for generalized learning 1219–1243
Al-Ayyoub, A.-E., see Day, K. 323–338
Albonesi, D.H. and I. Koren, STATS: A framework for microprocessor and system-level design space exploration 1097–1110
Alia, G. and E. Martinelli, Sign detection in residue arithmetic units 251–258
Alotaibi, K., see Bouridane, A. 809–824
Antão, T.R., see Cunha, J.C. 897–907

Badia, R.M., see Sánchez, F. 505–517
Basu, A., see Bhowal, P. 1245–1248
Benkrid, K., see Bouridane, A. 809–824
Bertozzi, M. and A. Broggi, Tools for code optimization and system evaluation of the image processing system PAPRICA-3 519–542
Bhowal, P., R. Mall and A. Basu, Estimating micro-PLC execution time for time critical system design 1245–1248
Bose, P., S. Kim, F.P. O'Connell and W.A. Ciarfella, Bounds modelling and compiler optimizations for superscalar performance tuning 1111–1137
Bouridane, A., D. Crookes, P. Donachy, K. Alotaibi and K. Benkrid, A high level FPGA-based abstract machine for image processing 809–824
Boussakta, S., A novel method for parallel image processing applications 825–839
Broggi, A., see Bertozzi, M. 519–542
Burger, D., see Kaxiras, S. 1001–1022

Calder, B. and D. Grunwald, The precomputed-branch architecture: Efficient branches with compiler support 651–679
Catthoor, F., see Danckaert, K. 791–808
Chang, J.-B., see Mac, S.-C. 603–617
Chatterji, B.N., see Mahapatra, S. 919–929
Chaudhuri, P. and M.H. Karaata, An $O(n^{1/3})$ algorithm for distributed mutual exclusion 409–420
Chaudhuri, P., A note on self-stabilizing articulation point detection 1249–1252
Cheng, H.-Y., see Liu, Y.-L. 1307–1322
Cho, H. and J.-S. Park, Maintaining cache coherency in a multisystem data sharing environment 285–303
Christiaens, M., B. De Sutter, K. De Bosschere, J. Van Campenhout and I. Lemahieu, A fast, cache-aware algorithm for the calculation of radiological paths exploiting subword parallelism 781–790
Ciarfella, W.A., see Bose, P. 1111–1137
Coli, M., see Palazzari, P. 765–779
Corporaal, H., TTAs: Missing the ILP complexity wall 949–973
Corradi, A., L. Leonardi and F. Zambonelli, High-level management of allocation in a parallel objects environment 47–63
Cortadella, J., see Sánchez, F. 505–517
Crookes, D., Architectures for high performance image processing: The future 739–748
Crookes, D., see Bouridane, A. 809–824
Cucchiara, R., G. Neri and M. Piccardi, A real-time hardware implementation of the Hough transform 31–45

Elsevier Science B.V.

Cunha, J.C., J. Lourenço and T.R. Antão, An experiment in tool integration: The DDBG parallel and distributed debugger 897–907
Cunha, P.R.F., see Ribeiro-Justo, G.R. 1375–1384

d'Inverno, M., see Ribeiro Justo, G.R. 441–463
Danckaert, K., K. Masselos, F. Catthoor and H. De Man, Strategy for power efficient combined task and data parallelism exploration illustrated on a QSDPCM video codec 791–808
Danese, G., I. De Lotto, D. Dotti and F. Leporati, An application specific environment for the simulation of interacting particle systems 555–568
Das, D. and P.P. Das, PACWON: A parallelizing compiler for workstations on a network 157–176
Das, P.P., see Das, D. 157–176
Day, K. and A.-E. Al-Ayyoub, Product-closed networks 323–338
De Bosschere, K., see Christiaens, M. 781–790
De Bosschere, K., see Neefs, H. 687–708
De Gloria, A., Microprocessor design for embedded system 1139–1149
De Lotto, I., see Danese, G. 555–568
De Man, H., see Danckaert, K. 791–808
De Sutter, B., see Christiaens, M. 781–790
Delgado-Frias, J.G., see Aikens II, V.C. 1219–1243
Desai, K.R., see Ghose, K. 1023–1046
Di Martino, B. and H.P. Zima, Support of automatic parallelization with concept comprehension 427–439
Dimitri, M., see Liu, Y. 1047–1073
Donachy, P., see Bouridane, A. 809–824
Dotti, D., see Danese, G. 555–568

Finkelstein, E. and S. Weiss, Microprocessor system buses: A case study 1151–1168
Flynn, M.J., Basic issues in microprocessor architecture 939–948

Gabbay, F. and A. Mendelson, The "Smart" simulation environment – A tool-set to develop new cache coherency protocols 619–632
Ghose, K., K.R. Desai and P.M. Kogge, Accelerating object-oriented applications using method lookup caches and register windowing 1023–1046
Goldstein, A., see Weiss, S. 15–29
Gooch, M., see Kjelsø, M. 571–590
Goodeve, D.M. and A.M. Tyrrell, On communications performance and processor efficiency 231–249
Goodman, J.R., see Kaxiras, S. 1001–1022
Gray, P.A. and V.S. Sunderam, Developing technologies for broad-network concurrent computing 1279–1291
Grunwald, D., see Calder, B. 651–679

Han, T.-D., see Park, W.-C. 1195–1207
Heron, K., see Lloyd, L. 975–1000
Hochberger, C., R. Hoffmann and R. Schneider, The parallel program development environment CDL/ACL for cellular processing 83–96
Hoffmann, R., see Hochberger, C. 83–96
Hong, S., see Park, J.W. 131–156
Horne, M., see Omondi, A.R. 305–322
Howells, P., see Ribeiro Justo, G.R. 441–463
Hyun Kwon, W., see Park, J.W. 131–156

Jiang, H., see Ray, S. 847–862
Jones, S., see Kjelsø, M. 571–590
Jung, I., J. Lee and S. Moon, Concurrency control in multidatabase systems: A performance study 97–114

Kaeli, D.R., see Liu, Y. 1047–1073
Karaata, M.H., see Chaudhuri, P. 409–420
Kaxiras, S., D. Burger and J.R. Goodman, DataScalar: A memory-centric approach to computing 1001–1022
Kho, K.P., see Song, Q. 1209–1218
Kim, H.-J., see Ahn, J.-H. 363–386
Kim, S., see Bose, P. 1111–1137
Kim, S.-D., see Park, W.-C. 1195–1207
Kim, W., see Agha, G.A. 1263–1277
King, C.-T., see Liu, K.-C. 205–229
King, C.-T., see Liu, Y.-L. 1307–1322
Kjelsø, M., M. Gooch and S. Jones, Performance evaluation of computer architectures with main memory data compression 571–590
Koelmans, A.M., see Lloyd, L. 975–1000
Kogge, P.M., see Ghose, K. 1023–1046
Koren, I., see Albonesi, D.H. 1097–1110
Kreuzeder, U., POW! – The Programmers Open Workbench 909–918
Kwon, B., see Song, H. 633–649

Lee, H., Online stable matching as a means of allocating distributed resources 1345–1355
Lee, J., S.-M. Moon and W. Sung, An enhanced two-level adaptive multiple branch prediction for superscalar processors 591–602

Lee, J., see Jung, I. 97–114
Lee, J.-H. and M.-S. Park, Combining data prefetching with non-blocking loads to alleviate cache pollution effects 681–685
Lee, S.-W., see Ahn, J.-H. 363–386
Lemahieu, I., see Christiaens, M. 781–790
Leonardi, L., see Corradi, A. 47–63
Leporati, F., see Danese, G. 555–568
Leung, Y.-W., see Xiao, G. 115–129
Liu, K.-C. and C.-T. King, Worker–checker – A framework for run-time parallelization on multiprocessors 205–229
Liu, Y., M. Dimitri and D.R. Kaeli, Branch-directed and pointer-based data cache prefetching 1047–1073
Liu, Y.-L., H.-Y. Cheng and C.-T. King, High performance computing on networks of workstations through the exploitation of function parallelism 1307–1322
Lloyd, L., K. Heron, A.M. Koelmans and A.V. Yakovlev, Asynchronous microprocessors: From high level model to FPGA implementation 975–1000
Lourenço, J., see Cunha, J.C. 897–907
Lulli, G., see Palazzari, P. 765–779

Mac, S.-C., C.-K. Shieh and J.-B. Chang, Design and analysis of a parallel file system for distributed shared memory systems 603–617
Mahapatra, R.N., see Mahapatra, S. 919–929
Mahapatra, S., R.N. Mahapatra and B.N. Chatterji, Mapping of neural network models onto massively parallel hierarchical computer systems 919–929
Mall, R., see Bhowal, P. 1245–1248
Manimaran, G. and C. Siva Ram Murthy, A new study for fault-tolerant real-time dynamic scheduling algorithms 1–13
Manimaran, G., see Santhoshkumar, I. 1169–1188
Martín, I., see Prieto, M. 543–554
Martinelli, E., see Alia, G. 251–258
Martino, B.D., see Zima, H. 1259–1261
Martins, E.F.V. and A. Nunes da Cruz, An operating system extension for a multiprocessor 341–361
Masselos, K., see Danckaert, K. 791–808
Mendelson, A., see Gabbay, F. 619–632
Méndez, R., see Rodríguez, S. 709–730
Mitschele-Thiel, A., Integrating model-based optimization and program transformation to generate efficient parallel programs 465–482
Moon, S., see Jung, I. 97–114
Moon, S.-M., see Lee, J. 591–602

Neefs, H., K. De Bosschere and J. Van Campenhout, Exploitable levels of ILP in future processors 687–708
Neri, G., see Cucchiara, R. 31–45
Newman, R.M., The ClassiC programming language and design of synchronous concurrent object oriented languages 387–407
Noh, S.H., see Park, J.W. 131–156
Nunes da Cruz, A., see Martins, E.F.V. 341–361

O'Connell, F.P., see Bose, P. 1111–1137
Omondi, A.R. and M. Horne, Performance of a context cache for a multithreaded pipeline 305–322
Orlando, S. and R. Perego, SUPPLE: An efficient run-time support for non-uniform parallel loops 1323–1343

Palazzari, P., M. Coli and G. Lulli, Massively parallel processing approach to fractal image compression with near-optimal coefficient quantization 765–779
Park, J.-S., see Cho, H. 285–303
Park, J.W., Y. Shin Kim, S. Hong, M. Saksena, S.H. Noh and W. Hyun Kwon, Network conscious design of distributed real-time systems 131–156
Park, M.-S., see Lee, J.-H. 681–685
Park, W.-C., T.-D. Han, S.-D. Kim and S.-B. Yang, A floating point multiplier performing IEEE rounding and addition in parallel 1195–1207
Parsons, P.J. and F.A. Rabhi, Generating parallel programs from skeleton based specifications 261–283
Pechanek, G.G., see Aikens II, V.C. 1219–1243
Perego, R., A mapping heuristic for minimizing network contention 65–82
Perego, R., see Orlando, S. 1323–1343
Pérez, A., see Rodríguez, S. 709–730
Piccardi, M., see Cucchiara, R. 31–45
Prieto, M., I. Martín and F. Tirado, An environment to develop parallel code for solving partial differential equations based-problems 543–554

Rabhi, F.A., see Parsons, P.J. 261–283
Rauber, T. and G. Rünger, Compiler support for task scheduling in hierarchical execution models 483–503

Ray, S. and H. Jiang, A reconfigurable bus structure for multiprocessors with bandwidth reuse 847–862
Reijns, G.L. and A.J.C. van Gemund, Analysis of a shared-memory multiprocessor via a novel queuing model 1189–1193
Ribeiro Justo, G.R., P. Howells and M. d'Inverno, Formalising high-performance systems methodologies 441–464
Ribeiro-Justo, G.R. and P.R.F. Cunha, An architectural application framework for evolving distributed systems 1375–1384
Rodríguez, S., A. Pérez and R. Méndez, Transparent checkpointing protocol for Posix.1b applications 709–730
Romanovsky, A. and A.F. Zorzo, Coordinated atomic actions as a technique for implementing distributed gamma computation 1357–1374
Rünger, G., see Rauber, T. 483–503

Saksena, M., see Park, J.W. 131–156
Sánchez, F., J. Cortadella and R.M. Badia, Optimal exploration of the unrolling degree for software pipelining 505–517
Santhoshkumar, I., G. Manimaran and C. Siva Ram Murthy, A pre-run-time scheduling algorithm for object-based distributed real-time systems 1169–1188
Schneeweiss, W.G., Fault trees for clusters tolerating failure or disconnectedness of a single node 887–895
Schneider, R., see Hochberger, C. 83–96
See, K.H., see Song, Q. 1209–1218
Šerbedžija, N.B., Web computing framework 1293–1306
Shieh, C.-K., see Mac, S.-C. 603–617
Shin Kim, Y., see Park, J.W. 131–156
Sima, D., The design space of shelving 863–885
Siva Ram Murthy, C., see Manimaran, G. 1–13
Siva Ram Murthy, C., see Santhoshkumar, I. 1169–1188
Song, H., B. Kwon and H. Yoon, Throttle and preempt: A flow control policy for real-time traffic in wormhole networks 633–649
Song, H.-J., see Ahn, J.-H. 363–386
Song, Q., K.P. Kho and K.H. See, Implementation of two-dimensional systolic algorithms for multi-layered neural networks 1209–1218
Srikant, Y.N., see Venugopal, R. 179–203
Sunderam, V.S., see Gray, P.A. 1279–1291
Sung, W., see Lee, J. 591–602

Tirado, F., see Prieto, M. 543–554
Tsai, J.-Y. and P.-C. Yew, Enhancing multiple-path speculative execution with predicate window shifting 1075–1095
Tyrrell, A.M., see Goodeve, D.M. 231–249

Van Campenhout, J., see Christiaens, M. 781–790
Van Campenhout, J., see Neefs, H. 687–708
van Gemund, A.J.C., see Reijns, G.L. 1189–1193
Vassiliadis, S., see Aikens II, V.C. 1219–1243
Venugopal, R. and Y.N. Srikant, An incremental basic block instruction scheduler 179–203
Vorbrüggen, J.C., Evaluating computation/communication balance in an object recognition task 749–764

Weiss, S. and A. Goldstein, Floating point micropipeline performance 15–29
Weiss, S., see Finkelstein, E. 1151–1168

Xiao, G. and Y.-W. Leung, Cost-effective WDM broadcast-and-select networks for all-to-all transmission schedules 115–129

Yakovlev, A.V., see Lloyd, L. 975–1000
Yang, S.-B., see Park, W.-C. 1195–1207
Yew, P.-C., see Tsai, J.-Y. 1075–1095
Yoon, H., see Song, H. 633–649

Zambonelli, F., see Corradi, A. 47–63
Zima, H. and B.D. Martino, New trends in programming and execution models for parallel architectures, heterogeneously distributed systems and mobile computing 1259–1261
Zima, H.P., see Di Martino, B. 427–439
Zorzo, A.F., see Romanovsky, A. 1357–1374

ELSEVIER

Journal of Systems Architecture 45 (1999) 1393–1396

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

# Subject index to volume 45 (1999)


2-D convolution/correlation 825
2-D transforms 825
Accuracy 591
Actors 1263
Adaptive windowing 1345
Algorithmic skeleton 261
Application frameworks 1375
Application specific environment 555
Approximation 1345
Architecture complexity 949
Architecture description language 1375
ARPC 1169
Articulation point 1249
Asynchronous logic 975
Atomic transactions 1357
Automatic code generation 261
Automatic parallelization 427

Back-propagation algorithm 919
Backward error recovery 709
Bandwidth reuse 847
Base extension 251
Block graphs 157
Branch architecture 651
Branch misprediction penalty 687
Branch prediction 651, 687
Branch-and-bound 465
Broadcast-and-select networks 115
Broadcasting 323
Bound analysis 1111
Bypassing 949

Cache coherency 285
Cache coherency protocols 619
Cache limits 939
Cache memory 681
Cache pollution 681
Carry select adder 1195
Cartesian product of graphs 323
Cellular automata 83
Channel 341
Checkpointing 709
Cloning 157, 1169
Clustering 157, 1169
Code optimization 519
Code reordering optimizations 651
Code restructuring 427
Combinatorial logic 1245
Compiler optimization 179, 1111, 1323
Computation/communication balance 749
Computer architecture 15, 571, 1219
Computer arithmetic 1195
Computer network 409
Concept comprehension 427
Concurrency 387, 1263
Concurrency control 97
Connection 341
Constraint solving 131
Context cache 305
Control system 131
Counters 1245
Conversations 1357
Coordination 1357
Critical sections 409
Custom computing 809
Cycle time 1245
Cyclic execution 1245

Data caches 1047
Data compression 571
Data parallelism 1323
Data prefetching 681

Data sharing 285
Data-flow programming 465
Debugging, monitoring 897
Dependence prediction 687
Dependency tracking 709
Design methodology 131, 1139
Digital image processing 809
Dispatching 863
Distributed algorithm 409
Distributed computing 1263, 1279
Distributed programming 1293
Distributed real-time systems 131
Distributed resources 1345
Distributed shared memory 603
Distributed system 1169, 1249
Distributed virtual machine 1279
Dynamic binding 1023
Dynamic scheduling 1

Embedding 323

Fast algorithms 825
Fault tolerance 1, 709, 887
Fault tree 887
Fetch prediction 651
Field programmable gate array 31, 975
File access mechanism 603
Fixed-tuned filter 115
Floating point unit 1195
Floating-point multiplier 1195
Flow control 633
Formal methods 387
FPGA's 809
Function parallelism 1307
Futurebus 1151

Gamma computation 1357
Graph connectedness 887
Greedy algorithms 65

Hardware algorithms 251
Hardware and software prefetching 1047
Heterogeneous cluster computing 1279
Hierarchical structure 323
High performance architectures 809
High performance computing 285, 1219
High performance Fortran 427
High-performance systems 441
History-based branch prediction 1047
Hough transform 31
Hybrid task-data parallelism 791
Hypernet 919

IEEE rounding 1195
IFS coding 765
ILP-processing 863
Image processing 749, 825
Image processing system 519
Incremental compilation 179
Input/output scan time 1245
Inspector–executor 205
Instruction issue 863
Instruction pipeline 305
Instruction scheduling 179
Instruction-level parallelism 15, 687, 949, 1075
Integrated programming environments 179
Interacting particle systems 555
Interconnection network 323, 633
Irregular problem 205
Iterative optimization algorithm 765

Java 1279, 1357

*K*-terminal problem 887

Latency 341
Learning algorithms 1219
Load balancing 47, 1323
Locality 47, 231
Loop performance 1111
Low-power design 791

Mapping 231
Mapping heuristics 65
Massively parallel processing 765
Memory architecture 1001
Memory hierarchies 1097
Memory instructions out-of-order 687
Memory optimization 791
Memory system 571
Memory wall 939
Message complexity 409
Message passing 341
Method lookup caches 1023
Microarchitecture of superscalar processors 863
Microprocessor 1139
Microprocessor architecture 939
Microprocessor design 1097
Microprocessor evaluation 1139
Microthreading 305

Middleware 1293
Multi-layered neural network 1209
Multi-media 791
Multicache simulator 619
Multicomputer 633
Multidatabase 97
Multigrid methods 543
Multilayer perceptron 919
Multiple branch prediction 591
Multiprocessors 231, 1189
Multiprocessor system 1
Multithreading 305, 1307
Mutual exclusion 409

Native methods 1279
Network contention 65
Network of workstations 157, 603, 1307
Neural networks 1219
Node-disjoint paths 323
Non-blocking loads 681
Nonlinear optimization 131

Oberon-2 909
Object manager 363
Object recognition 749
Object-based task 1169
Object-orientation 47, 387
Object-oriented database system 363
Object-oriented programming 1375
Optical interconnection network 847
Optical networks 115
Online algorithm 1345

Parallel algorithm 1209
Parallel computing 1263
Parallel I/O 603
Parallel loop scheduling 1323
Parallel processing 825
Parallel processing for scientific computing 543
Parallel program development 83
Parallel programming 261
Parallel programming environments 897
Parallel special purpose computer 555
Parallel systems 465, 1219
Parallel virtual machine 157
Parallelism 47
Parallelizing compiler 157
Partial differential equations (PDEs) 543
PCI 1151
Performance analysis 619
Performance evaluation 15, 97, 285, 1097
Performance measurement 749
Performance modeling 571, 1189
Performance prediction 261
Performance tuning 1111
Peripheral devices 1151
Petri nets 975
Pipelined architecture 31
Pipelines 15
Pipelining 1023
PLC 1245
Pointer-based prefetching 1047
Positron emission tomography 781
Predicated execution 1075
Problem-solving environments (PSE) 543
Processor partitioning 791
Processor–memory integration 1001
Program behavior limits 939
Program skeletons 83
Program transformation 465
Programming 387
Programming environment 465, 909
Programming languages 83
Programming tools 47

Quantization 765
Queuing analysis 1189

Radiological path 781
Real time operating systems 709
Real-time 31, 633
Real-time network 131
Real-time scheduling 131
Real-time system 387, 1169
Real-time tasks 1
Reconfigurable bus architecture 847
Reconfigurable systems 1375
Register windowing 1023
Renaming 305
Residue arithmetic units 251
Residue number systems 251
Resource reclaiming 1
Reverse engineering 427
Routing 323
Run-time parallelization 205
Run-time supports 1323

Scalability 231
Scaling 939
Scheduling 465, 1169

Self-stabilizing algorithm 1249
Shelving 863
Sign detection 251
Simulated annealing 765
Smart memory 205
Software architecture 1375
Software design methodologies 441
Software development 909
Software engineering environment 909
Speculative execution 1075
Speculative parallelization 205
Speedup performance 919
SPMD 1307
Stable matching 1345
Storage system 363
Stride prefetching 1047
Subnets 919
Subword parallelism 781
Superscalar 949, 1139
Superscalar processor 15, 591, 1097, 1111
Survey 363
System bus 1151
System evaluation 519
System-level simulator 619

Temporal and spatial/spectral bandwidth 847
Timers 1245
Torus networks 231
Training set parallelism 919
Transaction processing 285
Transmission schedule 115
Transparency 341
Transputer implementation 1209
Transputer 749
Tunable lasers 115
Two-dimensional systolic array 1209

Undirected graph 1249

Variable-distribution scheme 603
Virtual memory 571
VLIW 949, 1139
VLIW processor architecture 1075
VME 1151

Wavelength division multiplexing 115
Web-based computing 1293
Wormhole routing 65, 633

Z formal framework 441